C/DSP_Simulation
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Calc Funktion weitergecoded - kompiliert

Browse Source
This commit is contained in:
Patrick Hangl
2026-01-27 16:38:58 +01:00
parent 9b09cb21fa
commit 6f52b7ace4
93 changed files with 15970 additions and 14407 deletions
Download Patch File Download Diff File Expand all files Collapse all files

66
simulation/Release/chesswork/signal_path-6fcf7f.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 11:15:58 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
@@ -14,9 +14,9 @@ F_Z14sig_init_delayP16SingleSignalPathi : user_defined, called {
frm : ( );
}
****
!! int sig_init_buffer(BufferPtr *, int *, int, int)
F_Z15sig_init_bufferP9BufferPtrPiii : user_defined, called {
fnm : "sig_init_buffer" 'int sig_init_buffer(BufferPtr *, int *, int, int)';
!! int initialize_buffer(BufferPtr *, int *, int, int)
F_Z17initialize_bufferP9BufferPtrPiii : user_defined, called {
fnm : "initialize_buffer" 'int initialize_buffer(BufferPtr *, int *, int, int)';
arg : ( dmaddr_:i int32_:r dmaddr_:i dmaddr_:i int32_:i int32_:i );
loc : ( LR[0] RA[0] A[0] A[1] RA[1] RB[0] );
vac : ( srIM[0] );
@@ -48,7 +48,7 @@ F_Z15sig_init_bufferP9BufferPtrPiii : user_defined, called {
56 : __tmp typ=dmaddr_ bnd=m
57 : __ct_16 typ=int32_ val=16f bnd=m
58 : __ct typ=int32_ bnd=m
59 : _Z15sig_init_bufferP9BufferPtrPiii typ=dmaddr_ val=0r bnd=m
59 : _Z17initialize_bufferP9BufferPtrPiii typ=dmaddr_ val=0r bnd=m
62 : __tmp typ=int32_ bnd=m
76 : __rt typ=dmaddr_ bnd=m tref=__Pvoid__
99 : __ct_0S0 typ=int18_ val=0S0 bnd=m
@@ -80,7 +80,7 @@ F_Z14sig_init_delayP16SingleSignalPathi {
(__rd___sp.53 var=42) rd_res_reg (__R_SP.24 __sp.32) <77>;
(__R_SP.57 var=26 __sp.58 var=34) wr_res_reg (__rt.132 __sp.32) <81>;
(__ct_16.68 var=57) const () <92>;
(_Z15sig_init_bufferP9BufferPtrPiii.71 var=59) const () <95>;
(_Z17initialize_bufferP9BufferPtrPiii.71 var=59) const () <95>;
(__rd___sp.88 var=42) rd_res_reg (__R_SP.24 __sp.58) <102>;
(__R_SP.92 var=26 __sp.93 var=34) wr_res_reg (__rt.176 __sp.58) <106>;
(__rt.132 var=76) __Pvoid__pl___Pvoid_int18_ (__rd___sp.53 __ct_0S0.211) <192>;
@@ -91,14 +91,14 @@ F_Z14sig_init_delayP16SingleSignalPathi {
(__ct_116.212 var=100) const () <305>;
(__ct_0s0.215 var=103) const () <311>;
(__ct_64.217 var=105) const () <315>;
() void_jump_dmaddr_ (_Z15sig_init_bufferP9BufferPtrPiii.71) <339>;
() void_jump_dmaddr_ (_Z17initialize_bufferP9BufferPtrPiii.71) <339>;
call {
(__tmp.62 var=53 stl=A off=0) assign (__rt.154) <86>;
(__tmp.66 var=56 stl=A off=1) assign (__rt.198) <90>;
(n_delay.67 var=47 stl=RA off=1) assign (n_delay.51) <91>;
(__ct.70 var=58 stl=RB off=0) assign (__ct_16.68) <94>;
(__la.74 var=44 stl=LR off=0) assign (__la.44) <98>;
(__tmp.75 var=62 stl=RA off=0 __extDM.78 var=32 __extDM_BufferPtr.79 var=37 __extDM_SingleSignalPath.80 var=35 __extDM_SingleSignalPath__delay_buffer.81 var=38 __extDM_SingleSignalPath_delay_buffer.82 var=36 __extDM_int32_.83 var=39 __extDM_void.84 var=40 __extPM.85 var=33 __extPM_void.86 var=41 __vola.87 var=29) F_Z15sig_init_bufferP9BufferPtrPiii (__la.74 __tmp.62 __tmp.66 n_delay.67 __ct.70 __extDM.30 __extDM_BufferPtr.35 __extDM_SingleSignalPath.33 __extDM_SingleSignalPath__delay_buffer.36 __extDM_SingleSignalPath_delay_buffer.34 __extDM_int32_.37 __extDM_void.38 __extPM.31 __extPM_void.39 __vola.27) <99>;
(__tmp.75 var=62 stl=RA off=0 __extDM.78 var=32 __extDM_BufferPtr.79 var=37 __extDM_SingleSignalPath.80 var=35 __extDM_SingleSignalPath__delay_buffer.81 var=38 __extDM_SingleSignalPath_delay_buffer.82 var=36 __extDM_int32_.83 var=39 __extDM_void.84 var=40 __extPM.85 var=33 __extPM_void.86 var=41 __vola.87 var=29) F_Z17initialize_bufferP9BufferPtrPiii (__la.74 __tmp.62 __tmp.66 n_delay.67 __ct.70 __extDM.30 __extDM_BufferPtr.35 __extDM_SingleSignalPath.33 __extDM_SingleSignalPath__delay_buffer.36 __extDM_SingleSignalPath_delay_buffer.34 __extDM_int32_.37 __extDM_void.38 __extPM.31 __extPM_void.39 __vola.27) <99>;
(__tmp.76 var=62) deassign (__tmp.75) <100>;
} #4 off=1
#6 off=2 nxt=-2
@@ -119,30 +119,30 @@ F_Z14sig_init_delayP16SingleSignalPathi {
} #0
0 : 'signal_processing\\signal_path.c';
----------
0 : (0,152:0,0);
4 : (0,153:11,1);
6 : (0,153:4,1);
142 : (0,153:4,1);
0 : (0,159:0,0);
4 : (0,160:11,1);
6 : (0,160:4,1);
142 : (0,160:4,1);
----------
77 : (0,152:4,0);
81 : (0,152:4,0);
86 : (0,153:34,0);
90 : (0,153:56,0);
91 : (0,153:73,0);
92 : (0,153:82,0);
94 : (0,153:82,0);
98 : (0,153:11,0);
99 : (0,153:11,1);
102 : (0,153:4,0);
106 : (0,153:4,1);
108 : (0,153:26,0);
192 : (0,152:4,0);
220 : (0,153:34,1);
248 : (0,153:4,0);
276 : (0,153:56,0);
303 : (0,152:4,0);
305 : (0,153:34,0);
311 : (0,153:4,0);
315 : (0,153:56,0);
339 : (0,153:11,1);
77 : (0,159:4,0);
81 : (0,159:4,0);
86 : (0,160:36,0);
90 : (0,160:58,0);
91 : (0,160:75,0);
92 : (0,160:84,0);
94 : (0,160:84,0);
98 : (0,160:11,0);
99 : (0,160:11,1);
102 : (0,160:4,0);
106 : (0,160:4,1);
108 : (0,160:28,0);
192 : (0,159:4,0);
220 : (0,160:36,1);
248 : (0,160:4,0);
276 : (0,160:58,0);
303 : (0,159:4,0);
305 : (0,160:36,0);
311 : (0,160:4,0);
315 : (0,160:58,0);
339 : (0,160:11,1);