C/DSP_Simulation
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Calc Funktion weitergecoded - compiliert

Browse Source
This commit is contained in:
Patrick Hangl
2026-01-28 15:35:03 +01:00
parent 6f52b7ace4
commit fa787bec48
72 changed files with 7469 additions and 354979 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
simulation/Release/chesswork/main-9f2435.#
View File

@@ -1,8 +1,8 @@
466ba9a29dd6732e5048de41303e492793f3e524
842f4b2e587ac9c93f0ed2be9e41223a9cf4fa79
42695db990e5aaff0b9f36d25938c80e96ce47cc
1eaa66e3661b4c51e70bd7db803caef395e44f4d
6a7c0bd95aec01b6196443462b0bfaac2fdb71b7
da39a3ee5e6b4b0d3255bfef95601890afd80709
251b13cf6ca1c3f069f9d86a0d8130792b734e76
3bd5322a9dbb239e10fcf3ab8e3860e4e55187f2
28
0

BIN
simulation/Release/chesswork/main-9f2435.o
View File

Binary file not shown.

54
simulation/Release/chesswork/main-9f2435.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:56 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32
@@ -85,10 +85,10 @@ Ffclose : user_defined, called {
37 : _ZL17c_sensor_signal_t typ=int8_ bnd=i sz=144 algn=4 stl=DMA tref=SingleSignalPath_DMA
38 : __extDM_SingleSignalPath typ=int8_ bnd=b stl=DM
39 : _ZL19acc_sensor_signal_t typ=int8_ bnd=i sz=144 algn=4 stl=DMA tref=SingleSignalPath_DMA
40 : _ZL13__strdb58f936 typ=int8_ bnd=i sz=48 algn=1 stl=DMA tref=__A48__cchar_DMA
40 : _ZL13__str45bf45e5 typ=int8_ bnd=i sz=46 algn=1 stl=DMA tref=__A46__cchar_DMA
41 : _ZL13__str00f02b8f typ=int8_ bnd=i sz=2 algn=1 stl=DMA tref=__A2__cchar_DMA
42 : _ZL13__strff0646f3 typ=int8_ bnd=i sz=43 algn=1 stl=DMA tref=__A43__cchar_DMA
43 : _ZL13__str8a32ec0e typ=int8_ bnd=i sz=54 algn=1 stl=DMA tref=__A54__cchar_DMA
42 : _ZL13__str1747fd53 typ=int8_ bnd=i sz=42 algn=1 stl=DMA tref=__A42__cchar_DMA
43 : _ZL13__str31c2d68e typ=int8_ bnd=i sz=53 algn=1 stl=DMA tref=__A53__cchar_DMA
44 : _ZL13__str00f52cca typ=int8_ bnd=i sz=2 algn=1 stl=DMA tref=__A2__cchar_DMA
45 : _ZL13__str41232700 typ=int8_ bnd=i sz=3 algn=1 stl=DMA tref=__A3__cchar_DMA
46 : d0 typ=int8_ val=88t0 bnd=a sz=4 algn=4 stl=DMA tref=__sint_DMA
@@ -108,14 +108,14 @@ Ffclose : user_defined, called {
60 : __ptr_c_sensor_signal_t typ=dmaddr_ val=0a bnd=m adro=37
61 : __ptr_acc_sensor_signal_t typ=dmaddr_ bnd=m
62 : __ptr_acc_sensor_signal_t typ=dmaddr_ val=0a bnd=m adro=39
63 : __ptr___strdb58f936 typ=dmaddr_ bnd=m
64 : __ptr___strdb58f936 typ=dmaddr_ val=0a bnd=m adro=40
63 : __ptr___str45bf45e5 typ=dmaddr_ bnd=m
64 : __ptr___str45bf45e5 typ=dmaddr_ val=0a bnd=m adro=40
65 : __ptr___str00f02b8f typ=dmaddr_ bnd=m
66 : __ptr___str00f02b8f typ=dmaddr_ val=0a bnd=m adro=41
67 : __ptr___strff0646f3 typ=dmaddr_ bnd=m
68 : __ptr___strff0646f3 typ=dmaddr_ val=0a bnd=m adro=42
69 : __ptr___str8a32ec0e typ=dmaddr_ bnd=m
70 : __ptr___str8a32ec0e typ=dmaddr_ val=0a bnd=m adro=43
67 : __ptr___str1747fd53 typ=dmaddr_ bnd=m
68 : __ptr___str1747fd53 typ=dmaddr_ val=0a bnd=m adro=42
69 : __ptr___str31c2d68e typ=dmaddr_ bnd=m
70 : __ptr___str31c2d68e typ=dmaddr_ val=0a bnd=m adro=43
71 : __ptr___str00f52cca typ=dmaddr_ bnd=m
72 : __ptr___str00f52cca typ=dmaddr_ val=0a bnd=m adro=44
73 : __ptr___str41232700 typ=dmaddr_ bnd=m
@@ -311,36 +311,36 @@ F_main {
(_ZL10input_port.216 var=48 _ZL11output_port.217 var=50 _ZL17c_sensor_signal_t.218 var=37 _ZL19acc_sensor_signal_t.219 var=39 __extDM.220 var=32 __extDM_SingleSignalPath.221 var=38 __extDM_int16_.222 var=49 __extDM_int32_.223 var=57 __extDM_int64_.224 var=54 __extDM_int8_.225 var=55 __extDM_void.226 var=52 __extPM.227 var=33 __extPM_FILE.228 var=56 __extPM_void.229 var=53 b0.230 var=35 b1.231 var=36 __vola.232 var=29) F_Z4initP16SingleSignalPathS0_PdS1_iidddi (__link.215 __ptr_c_sensor_signal_t.190 __ptr_acc_sensor_signal_t.191 __ptr_b0.192 __ptr_b1.193 __ct.196 __ct.199 __ct.202 __ct.205 __ct.208 __ct.211 _ZL10input_port.46 _ZL11output_port.48 _ZL17c_sensor_signal_t.35 _ZL19acc_sensor_signal_t.37 __extDM.30 __extDM_SingleSignalPath.36 __extDM_int16_.47 __extDM_int32_.55 __extDM_int64_.52 __extDM_int8_.53 __extDM_void.50 __extPM.31 __extPM_FILE.54 __extPM_void.51 b0.154 b1.189 __vola.27) <230>;
} #4 off=1
#5 off=2
(__ptr___strdb58f936.61 var=64) const () <85>;
(__ptr___str45bf45e5.61 var=64) const () <85>;
(__ptr___str00f02b8f.63 var=66) const () <87>;
(fopen.236 var=175) const () <234>;
(__link.238 var=177) dmaddr__call_dmaddr_ (fopen.236) <236>;
call {
(__ptr___strdb58f936.234 var=63 stl=A off=1) assign (__ptr___strdb58f936.61) <232>;
(__ptr___str45bf45e5.234 var=63 stl=A off=1) assign (__ptr___str45bf45e5.61) <232>;
(__ptr___str00f02b8f.235 var=65 stl=A off=2) assign (__ptr___str00f02b8f.63) <233>;
(__link.239 var=177 stl=LR off=0) assign (__link.238) <237>;
(__tmp.240 var=178 stl=A off=0 _ZL10input_port.243 var=48 _ZL11output_port.244 var=50 _ZL17c_sensor_signal_t.245 var=37 _ZL19acc_sensor_signal_t.246 var=39 __extDM.247 var=32 __extDM_SingleSignalPath.248 var=38 __extDM_int16_.249 var=49 __extDM_int32_.250 var=57 __extDM_int64_.251 var=54 __extDM_int8_.252 var=55 __extDM_void.253 var=52 __extPM.254 var=33 __extPM_FILE.255 var=56 __extPM_void.256 var=53 b0.257 var=35 b1.258 var=36 __vola.259 var=29) Ffopen (__link.239 __ptr___strdb58f936.234 __ptr___str00f02b8f.235 _ZL10input_port.216 _ZL11output_port.217 _ZL17c_sensor_signal_t.218 _ZL19acc_sensor_signal_t.219 __extDM.220 __extDM_SingleSignalPath.221 __extDM_int16_.222 __extDM_int32_.223 __extDM_int64_.224 __extDM_int8_.225 __extDM_void.226 __extPM.227 __extPM_FILE.228 __extPM_void.229 b0.230 b1.231 __vola.232) <238>;
(__tmp.240 var=178 stl=A off=0 _ZL10input_port.243 var=48 _ZL11output_port.244 var=50 _ZL17c_sensor_signal_t.245 var=37 _ZL19acc_sensor_signal_t.246 var=39 __extDM.247 var=32 __extDM_SingleSignalPath.248 var=38 __extDM_int16_.249 var=49 __extDM_int32_.250 var=57 __extDM_int64_.251 var=54 __extDM_int8_.252 var=55 __extDM_void.253 var=52 __extPM.254 var=33 __extPM_FILE.255 var=56 __extPM_void.256 var=53 b0.257 var=35 b1.258 var=36 __vola.259 var=29) Ffopen (__link.239 __ptr___str45bf45e5.234 __ptr___str00f02b8f.235 _ZL10input_port.216 _ZL11output_port.217 _ZL17c_sensor_signal_t.218 _ZL19acc_sensor_signal_t.219 __extDM.220 __extDM_SingleSignalPath.221 __extDM_int16_.222 __extDM_int32_.223 __extDM_int64_.224 __extDM_int8_.225 __extDM_void.226 __extPM.227 __extPM_FILE.228 __extPM_void.229 b0.230 b1.231 __vola.232) <238>;
(__tmp.241 var=178) deassign (__tmp.240) <239>;
} #6 off=3
#7 off=4
(__ptr___strff0646f3.65 var=68) const () <89>;
(__ptr___str1747fd53.65 var=68) const () <89>;
(__link.265 var=181) dmaddr__call_dmaddr_ (fopen.236) <246>;
call {
(__ptr___strff0646f3.261 var=67 stl=A off=1) assign (__ptr___strff0646f3.65) <242>;
(__ptr___str1747fd53.261 var=67 stl=A off=1) assign (__ptr___str1747fd53.65) <242>;
(__ptr___str00f02b8f.262 var=65 stl=A off=2) assign (__ptr___str00f02b8f.63) <243>;
(__link.266 var=181 stl=LR off=0) assign (__link.265) <247>;
(__tmp.267 var=182 stl=A off=0 _ZL10input_port.270 var=48 _ZL11output_port.271 var=50 _ZL17c_sensor_signal_t.272 var=37 _ZL19acc_sensor_signal_t.273 var=39 __extDM.274 var=32 __extDM_SingleSignalPath.275 var=38 __extDM_int16_.276 var=49 __extDM_int32_.277 var=57 __extDM_int64_.278 var=54 __extDM_int8_.279 var=55 __extDM_void.280 var=52 __extPM.281 var=33 __extPM_FILE.282 var=56 __extPM_void.283 var=53 b0.284 var=35 b1.285 var=36 __vola.286 var=29) Ffopen (__link.266 __ptr___strff0646f3.261 __ptr___str00f02b8f.262 _ZL10input_port.243 _ZL11output_port.244 _ZL17c_sensor_signal_t.245 _ZL19acc_sensor_signal_t.246 __extDM.247 __extDM_SingleSignalPath.248 __extDM_int16_.249 __extDM_int32_.250 __extDM_int64_.251 __extDM_int8_.252 __extDM_void.253 __extPM.254 __extPM_FILE.255 __extPM_void.256 b0.257 b1.258 __vola.259) <248>;
(__tmp.267 var=182 stl=A off=0 _ZL10input_port.270 var=48 _ZL11output_port.271 var=50 _ZL17c_sensor_signal_t.272 var=37 _ZL19acc_sensor_signal_t.273 var=39 __extDM.274 var=32 __extDM_SingleSignalPath.275 var=38 __extDM_int16_.276 var=49 __extDM_int32_.277 var=57 __extDM_int64_.278 var=54 __extDM_int8_.279 var=55 __extDM_void.280 var=52 __extPM.281 var=33 __extPM_FILE.282 var=56 __extPM_void.283 var=53 b0.284 var=35 b1.285 var=36 __vola.286 var=29) Ffopen (__link.266 __ptr___str1747fd53.261 __ptr___str00f02b8f.262 _ZL10input_port.243 _ZL11output_port.244 _ZL17c_sensor_signal_t.245 _ZL19acc_sensor_signal_t.246 __extDM.247 __extDM_SingleSignalPath.248 __extDM_int16_.249 __extDM_int32_.250 __extDM_int64_.251 __extDM_int8_.252 __extDM_void.253 __extPM.254 __extPM_FILE.255 __extPM_void.256 b0.257 b1.258 __vola.259) <248>;
(__tmp.268 var=182) deassign (__tmp.267) <249>;
} #8 off=5
#9 off=6
(__ptr___str8a32ec0e.67 var=70) const () <91>;
(__ptr___str31c2d68e.67 var=70) const () <91>;
(__ptr___str00f52cca.69 var=72) const () <93>;
(__link.292 var=185) dmaddr__call_dmaddr_ (fopen.236) <256>;
call {
(__ptr___str8a32ec0e.288 var=69 stl=A off=1) assign (__ptr___str8a32ec0e.67) <252>;
(__ptr___str31c2d68e.288 var=69 stl=A off=1) assign (__ptr___str31c2d68e.67) <252>;
(__ptr___str00f52cca.289 var=71 stl=A off=2) assign (__ptr___str00f52cca.69) <253>;
(__link.293 var=185 stl=LR off=0) assign (__link.292) <257>;
(__tmp.294 var=186 stl=A off=0 _ZL10input_port.297 var=48 _ZL11output_port.298 var=50 _ZL17c_sensor_signal_t.299 var=37 _ZL19acc_sensor_signal_t.300 var=39 __extDM.301 var=32 __extDM_SingleSignalPath.302 var=38 __extDM_int16_.303 var=49 __extDM_int32_.304 var=57 __extDM_int64_.305 var=54 __extDM_int8_.306 var=55 __extDM_void.307 var=52 __extPM.308 var=33 __extPM_FILE.309 var=56 __extPM_void.310 var=53 b0.311 var=35 b1.312 var=36 __vola.313 var=29) Ffopen (__link.293 __ptr___str8a32ec0e.288 __ptr___str00f52cca.289 _ZL10input_port.270 _ZL11output_port.271 _ZL17c_sensor_signal_t.272 _ZL19acc_sensor_signal_t.273 __extDM.274 __extDM_SingleSignalPath.275 __extDM_int16_.276 __extDM_int32_.277 __extDM_int64_.278 __extDM_int8_.279 __extDM_void.280 __extPM.281 __extPM_FILE.282 __extPM_void.283 b0.284 b1.285 __vola.286) <258>;
(__tmp.294 var=186 stl=A off=0 _ZL10input_port.297 var=48 _ZL11output_port.298 var=50 _ZL17c_sensor_signal_t.299 var=37 _ZL19acc_sensor_signal_t.300 var=39 __extDM.301 var=32 __extDM_SingleSignalPath.302 var=38 __extDM_int16_.303 var=49 __extDM_int32_.304 var=57 __extDM_int64_.305 var=54 __extDM_int8_.306 var=55 __extDM_void.307 var=52 __extPM.308 var=33 __extPM_FILE.309 var=56 __extPM_void.310 var=53 b0.311 var=35 b1.312 var=36 __vola.313 var=29) Ffopen (__link.293 __ptr___str31c2d68e.288 __ptr___str00f52cca.289 _ZL10input_port.270 _ZL11output_port.271 _ZL17c_sensor_signal_t.272 _ZL19acc_sensor_signal_t.273 __extDM.274 __extDM_SingleSignalPath.275 __extDM_int16_.276 __extDM_int32_.277 __extDM_int64_.278 __extDM_int8_.279 __extDM_void.280 __extPM.281 __extPM_FILE.282 __extPM_void.283 b0.284 b1.285 __vola.286) <258>;
(__tmp.295 var=186) deassign (__tmp.294) <259>;
} #10 off=7
#11 off=8
@@ -657,11 +657,11 @@ F_main {
----------
0 : (0,28:0,0);
4 : (0,37:4,14);
5 : (0,49:73,15);
5 : (0,49:71,15);
6 : (0,49:16,15);
7 : (0,50:68,16);
7 : (0,50:67,16);
8 : (0,50:16,16);
9 : (0,51:79,17);
9 : (0,51:78,17);
10 : (0,51:16,17);
11 : (0,55:4,19);
12 : (0,55:4,19);
@@ -704,10 +704,10 @@ F_main {
722 : (0,55:23,53);
----------
85 : (0,49:22,0);
87 : (0,49:73,0);
87 : (0,49:71,0);
89 : (0,50:22,0);
91 : (0,51:22,0);
93 : (0,51:79,0);
93 : (0,51:78,0);
111 : (0,28:4,0);
115 : (0,28:4,0);
117 : (0,31:11,0);
@@ -742,17 +742,17 @@ F_main {
229 : (0,37:4,0);
230 : (0,37:4,14);
232 : (0,49:22,0);
233 : (0,49:73,0);
233 : (0,49:71,0);
236 : (0,49:16,15);
237 : (0,49:16,0);
238 : (0,49:16,15);
242 : (0,50:22,0);
243 : (0,50:68,0);
243 : (0,50:67,0);
246 : (0,50:16,16);
247 : (0,50:16,0);
248 : (0,50:16,16);
252 : (0,51:22,0);
253 : (0,51:79,0);
253 : (0,51:78,0);
256 : (0,51:16,17);
257 : (0,51:16,0);
258 : (0,51:16,17);

2
simulation/Release/chesswork/main.ctt
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32

8
simulation/Release/chesswork/main.dti
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32
@@ -216,10 +216,10 @@
__PDMIOvoid__ : _basic() __PDMIOvoid;
__PPMvoid__ : _basic() __PPMvoid;
__cchar_DMA : _basic(DMA,1,1) __cchar;
__A48__cchar_DMA : _array(DMA,48,1) [48] $__cchar_DMA;
__A46__cchar_DMA : _array(DMA,46,1) [46] $__cchar_DMA;
__A2__cchar_DMA : _array(DMA,2,1) [2] $__cchar_DMA;
__A43__cchar_DMA : _array(DMA,43,1) [43] $__cchar_DMA;
__A54__cchar_DMA : _array(DMA,54,1) [54] $__cchar_DMA;
__A42__cchar_DMA : _array(DMA,42,1) [42] $__cchar_DMA;
__A53__cchar_DMA : _array(DMA,53,1) [53] $__cchar_DMA;
__A3__cchar_DMA : _array(DMA,3,1) [3] $__cchar_DMA;
__A4__cchar_DMA : _array(DMA,4,1) [4] $__cchar_DMA;
__sint____ : _function() $__sint__;

2
simulation/Release/chesswork/main.fnm
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32

8
simulation/Release/chesswork/main.gvt
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32
@@ -17,10 +17,10 @@
16 : _ZL14output_pointer typ=int8_ bnd=f sz=4 algn=4 stl=DMA tref=__PDMB__sshort_DMA
17 : _ZL14sample_pointer typ=int8_ bnd=f sz=4 algn=4 stl=DMA tref=__PDMB__sshort_DMA
18 : _ZL6sample typ=int8_ bnd=f sz=2 algn=2 stl=DMB tref=int16_t_DMB
19 : _ZL13__strdb58f936 typ=int8_ bnd=F sz=48 algn=1 stl=DMA tref=__A48__cchar_DMA
19 : _ZL13__str45bf45e5 typ=int8_ bnd=F sz=46 algn=1 stl=DMA tref=__A46__cchar_DMA
20 : _ZL13__str00f02b8f typ=int8_ bnd=F sz=2 algn=1 stl=DMA tref=__A2__cchar_DMA
21 : _ZL13__strff0646f3 typ=int8_ bnd=F sz=43 algn=1 stl=DMA tref=__A43__cchar_DMA
22 : _ZL13__str8a32ec0e typ=int8_ bnd=F sz=54 algn=1 stl=DMA tref=__A54__cchar_DMA
21 : _ZL13__str1747fd53 typ=int8_ bnd=F sz=42 algn=1 stl=DMA tref=__A42__cchar_DMA
22 : _ZL13__str31c2d68e typ=int8_ bnd=F sz=53 algn=1 stl=DMA tref=__A53__cchar_DMA
23 : _ZL13__str00f52cca typ=int8_ bnd=F sz=2 algn=1 stl=DMA tref=__A2__cchar_DMA
24 : _ZL13__str41232700 typ=int8_ bnd=F sz=3 algn=1 stl=DMA tref=__A3__cchar_DMA
25 : _ZL13__str2eb09b76 typ=int8_ bnd=F sz=4 algn=1 stl=DMA tref=__A4__cchar_DMA

2
simulation/Release/chesswork/main.gvt.#
View File

@@ -1,7 +1,7 @@
b94f5e81f66808a8f4f9315bd020e05811fb8d4a
842f4b2e587ac9c93f0ed2be9e41223a9cf4fa79
42695db990e5aaff0b9f36d25938c80e96ce47cc
93d7916815179fe21c6cc81c73f7c33d50df4bf6
e0eeead953fc335ce03bc1b7c4240174136ee484
da39a3ee5e6b4b0d3255bfef95601890afd80709
da39a3ee5e6b4b0d3255bfef95601890afd80709
0

BIN
simulation/Release/chesswork/main.gvt.o
View File

Binary file not shown.

14
simulation/Release/chesswork/main.ini
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32
@@ -12,14 +12,14 @@ _ZL15input_pointer_1/15 $ input_pointer_1
_ZL14output_pointer/16 $ output_pointer
_ZL14sample_pointer/17 $ sample_pointer
_ZL6sample/18 $ sample
_ZL13__strdb58f936/19 $ __strdb58f936
_ZL13__strdb58f936/19 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #63 #6f #6d #70 #6c #65 #78 #5f #63 #5f #73 #65 #6e #73 #6f #72 #5f #73 #69 #67 #6e #61 #6c #5f #74 #2e #74 #78 #74 #00
_ZL13__str45bf45e5/19 $ __str45bf45e5
_ZL13__str45bf45e5/19 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #73 #69 #6d #70 #6c #65 #5f #63 #6f #72 #72 #75 #70 #74 #65 #64 #5f #73 #69 #67 #6e #61 #6c #2e #74 #78 #74 #00
_ZL13__str00f02b8f/20 $ __str00f02b8f
_ZL13__str00f02b8f/20 : #72 #00
_ZL13__strff0646f3/21 $ __strff0646f3
_ZL13__strff0646f3/21 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #63 #6f #6d #70 #6c #65 #78 #5f #6e #6f #69 #73 #65 #5f #73 #69 #67 #6e #61 #6c #2e #74 #78 #74 #00
_ZL13__str8a32ec0e/22 $ __str8a32ec0e
_ZL13__str8a32ec0e/22 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #6f #75 #74 #70 #75 #74 #2f #63 #6f #6d #70 #6c #65 #78 #5f #6f #75 #74 #70 #75 #74 #5f #73 #69 #6d #75 #6c #61 #74 #65 #64 #2e #74 #78 #74 #00
_ZL13__str1747fd53/21 $ __str1747fd53
_ZL13__str1747fd53/21 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #73 #69 #6d #70 #6c #65 #5f #6e #6f #69 #73 #65 #5f #73 #69 #67 #6e #61 #6c #2e #74 #78 #74 #00
_ZL13__str31c2d68e/22 $ __str31c2d68e
_ZL13__str31c2d68e/22 : #2e #2f #73 #69 #6d #75 #6c #61 #74 #69 #6f #6e #5f #64 #61 #74 #61 #2f #6f #75 #74 #70 #75 #74 #2f #73 #69 #6d #70 #6c #65 #5f #6f #75 #74 #70 #75 #74 #5f #73 #69 #6d #75 #6c #61 #74 #65 #64 #2e #74 #78 #74 #00
_ZL13__str00f52cca/23 $ __str00f52cca
_ZL13__str00f52cca/23 : #77 #00
_ZL13__str41232700/24 $ __str41232700

2
simulation/Release/chesswork/main.lib
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32

2
simulation/Release/chesswork/main.tof
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:29:55 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:15:00 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32

4
simulation/Release/chesswork/signal_path-4df6b6.#
View File

@@ -7,3 +7,7 @@ d14eceba62157a1c418a76571f06326e1f2b1b57
120
0
0
0
0
0
0

2
simulation/Release/chesswork/signal_path-4df6b6.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-530a42.#
View File

@@ -16,3 +16,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
2
7
7
7
7
7
7

2
simulation/Release/chesswork/signal_path-530a42.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-59265a.#
View File

@@ -8,3 +8,7 @@ b9e9afcc2aae2fa7eb9404b36c097ce78ba46a5d
0
1
1
1
1
1
1

2
simulation/Release/chesswork/signal_path-59265a.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-6fcf7f.#
View File

@@ -8,3 +8,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
0
5
5
5
5
5
5

2
simulation/Release/chesswork/signal_path-6fcf7f.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-750458.#
View File

@@ -7,3 +7,7 @@ c32d64301301b61633bc0c543dea27e53e53033a
110
0
0
0
0
0
0

2
simulation/Release/chesswork/signal_path-750458.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-9c02ae.#
View File

@@ -8,3 +8,7 @@ ba86b497a3de6671eb03ed7e1bc1c184ce6ac84a
0
5
5
-1
-3
-10
-10

314
simulation/Release/chesswork/signal_path-9c02ae.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
@@ -457,161 +457,161 @@ F_Z4initP16SingleSignalPathS0_PdS1_iidddi {
} #0
0 : 'signal_processing\\signal_path.c';
----------
0 : (0,306:0,0);
4 : (0,321:4,2);
5 : (0,322:38,3);
6 : (0,322:4,3);
7 : (0,323:49,4);
8 : (0,323:4,4);
10 : (0,326:4,5);
11 : (0,327:40,6);
12 : (0,327:4,6);
13 : (0,328:53,7);
14 : (0,328:4,7);
16 : (0,334:4,10);
17 : (0,335:94,11);
18 : (0,335:4,11);
20 : (0,338:4,13);
22 : (0,338:4,14);
23 : (0,338:4,14);
27 : (0,338:4,22);
30 : (0,342:0,25);
256 : (0,338:50,14);
276 : (0,321:4,2);
370 : (0,326:4,5);
466 : (0,338:4,13);
471 : (0,334:4,10);
474 : (0,332:16,9);
475 : (0,332:16,9);
480 : (0,332:7,9);
481 : (0,332:7,9);
0 : (0,291:0,0);
4 : (0,306:4,2);
5 : (0,307:38,3);
6 : (0,307:4,3);
7 : (0,308:49,4);
8 : (0,308:4,4);
10 : (0,311:4,5);
11 : (0,312:40,6);
12 : (0,312:4,6);
13 : (0,313:53,7);
14 : (0,313:4,7);
16 : (0,319:4,10);
17 : (0,320:94,11);
18 : (0,320:4,11);
20 : (0,323:4,13);
22 : (0,323:4,14);
23 : (0,323:4,14);
27 : (0,323:4,22);
30 : (0,327:0,25);
256 : (0,323:50,14);
276 : (0,306:4,2);
370 : (0,311:4,5);
466 : (0,323:4,13);
471 : (0,319:4,10);
474 : (0,317:16,9);
475 : (0,317:16,9);
480 : (0,317:7,9);
481 : (0,317:7,9);
----------
77 : (0,334:47,0);
81 : (0,335:52,0);
118 : (0,306:5,0);
122 : (0,306:5,0);
126 : (0,321:26,0);
127 : (0,321:49,0);
130 : (0,321:48,2);
131 : (0,321:48,0);
135 : (0,321:56,2);
136 : (0,321:56,0);
140 : (0,321:64,2);
141 : (0,321:64,0);
145 : (0,321:72,2);
146 : (0,321:72,0);
150 : (0,321:80,2);
151 : (0,321:80,0);
152 : (0,321:85,0);
154 : (0,321:85,0);
157 : (0,321:4,2);
158 : (0,321:4,0);
159 : (0,321:4,2);
160 : (0,322:19,0);
161 : (0,322:38,0);
164 : (0,322:4,3);
165 : (0,322:4,0);
166 : (0,322:4,3);
169 : (0,323:20,0);
170 : (0,323:39,0);
173 : (0,323:49,0);
176 : (0,323:4,4);
177 : (0,323:4,0);
178 : (0,323:4,4);
179 : (0,326:26,0);
183 : (0,326:52,5);
184 : (0,326:52,0);
188 : (0,326:62,5);
189 : (0,326:62,0);
193 : (0,326:72,5);
194 : (0,326:72,0);
198 : (0,326:82,5);
199 : (0,326:82,0);
203 : (0,326:92,5);
204 : (0,326:92,0);
207 : (0,326:97,0);
210 : (0,326:4,5);
211 : (0,326:4,0);
212 : (0,326:4,5);
213 : (0,327:19,0);
214 : (0,327:40,0);
217 : (0,327:4,6);
218 : (0,327:4,0);
219 : (0,327:4,6);
222 : (0,328:20,0);
223 : (0,328:41,0);
226 : (0,328:53,0);
229 : (0,328:4,7);
230 : (0,328:4,0);
231 : (0,328:4,7);
232 : (0,332:16,0);
236 : (0,332:4,9);
237 : (0,334:26,0);
238 : (0,334:47,0);
239 : (0,334:59,0);
240 : (0,334:80,0);
242 : (0,334:80,0);
245 : (0,334:4,10);
246 : (0,334:4,0);
247 : (0,334:4,10);
250 : (0,335:22,0);
251 : (0,335:52,0);
252 : (0,335:73,0);
255 : (0,335:94,0);
258 : (0,335:4,11);
259 : (0,335:4,0);
260 : (0,335:4,11);
306 : (0,338:4,13);
314 : (0,338:4,14);
315 : (0,338:4,14);
318 : (0,338:4,14);
321 : (0,338:4,14);
352 : (0,339:26,14);
357 : (0,339:36,14);
363 : (0,340:35,15);
368 : (0,340:45,15);
373 : (0,338:4,20);
380 : (0,338:4,20);
381 : (0,338:4,20);
384 : (0,338:4,20);
387 : (0,338:4,20);
413 : (0,338:4,24);
414 : (0,338:4,24);
415 : (0,338:4,24);
416 : (0,338:4,24);
419 : (0,342:0,0);
423 : (0,342:0,25);
424 : (0,342:0,25);
574 : (0,339:26,0);
576 : (0,340:35,0);
617 : (0,306:5,0);
645 : (0,342:0,0);
729 : (0,321:56,0);
757 : (0,321:64,0);
785 : (0,321:72,0);
813 : (0,321:80,0);
841 : (0,326:62,0);
869 : (0,326:72,0);
897 : (0,326:82,0);
925 : (0,326:92,0);
965 : (0,306:5,0);
967 : (0,342:0,0);
971 : (0,321:56,0);
989 : (0,338:4,13);
1022 : (0,332:16,0);
1023 : (0,332:16,9);
1024 : (0,332:16,9);
1025 : (0,332:16,9);
1026 : (0,332:16,9);
1027 : (0,332:16,9);
1028 : (0,332:16,9);
1034 : (0,332:7,0);
1035 : (0,332:7,9);
1036 : (0,332:7,9);
1037 : (0,332:7,9);
1038 : (0,332:7,9);
1039 : (0,332:7,9);
1098 : (0,338:4,13);
1127 : (0,338:4,13);
1133 : (0,338:4,20);
77 : (0,319:47,0);
81 : (0,320:52,0);
118 : (0,291:5,0);
122 : (0,291:5,0);
126 : (0,306:26,0);
127 : (0,306:49,0);
130 : (0,306:48,2);
131 : (0,306:48,0);
135 : (0,306:56,2);
136 : (0,306:56,0);
140 : (0,306:64,2);
141 : (0,306:64,0);
145 : (0,306:72,2);
146 : (0,306:72,0);
150 : (0,306:80,2);
151 : (0,306:80,0);
152 : (0,306:85,0);
154 : (0,306:85,0);
157 : (0,306:4,2);
158 : (0,306:4,0);
159 : (0,306:4,2);
160 : (0,307:19,0);
161 : (0,307:38,0);
164 : (0,307:4,3);
165 : (0,307:4,0);
166 : (0,307:4,3);
169 : (0,308:20,0);
170 : (0,308:39,0);
173 : (0,308:49,0);
176 : (0,308:4,4);
177 : (0,308:4,0);
178 : (0,308:4,4);
179 : (0,311:26,0);
183 : (0,311:52,5);
184 : (0,311:52,0);
188 : (0,311:62,5);
189 : (0,311:62,0);
193 : (0,311:72,5);
194 : (0,311:72,0);
198 : (0,311:82,5);
199 : (0,311:82,0);
203 : (0,311:92,5);
204 : (0,311:92,0);
207 : (0,311:97,0);
210 : (0,311:4,5);
211 : (0,311:4,0);
212 : (0,311:4,5);
213 : (0,312:19,0);
214 : (0,312:40,0);
217 : (0,312:4,6);
218 : (0,312:4,0);
219 : (0,312:4,6);
222 : (0,313:20,0);
223 : (0,313:41,0);
226 : (0,313:53,0);
229 : (0,313:4,7);
230 : (0,313:4,0);
231 : (0,313:4,7);
232 : (0,317:16,0);
236 : (0,317:4,9);
237 : (0,319:26,0);
238 : (0,319:47,0);
239 : (0,319:59,0);
240 : (0,319:80,0);
242 : (0,319:80,0);
245 : (0,319:4,10);
246 : (0,319:4,0);
247 : (0,319:4,10);
250 : (0,320:22,0);
251 : (0,320:52,0);
252 : (0,320:73,0);
255 : (0,320:94,0);
258 : (0,320:4,11);
259 : (0,320:4,0);
260 : (0,320:4,11);
306 : (0,323:4,13);
314 : (0,323:4,14);
315 : (0,323:4,14);
318 : (0,323:4,14);
321 : (0,323:4,14);
352 : (0,324:26,14);
357 : (0,324:36,14);
363 : (0,325:35,15);
368 : (0,325:45,15);
373 : (0,323:4,20);
380 : (0,323:4,20);
381 : (0,323:4,20);
384 : (0,323:4,20);
387 : (0,323:4,20);
413 : (0,323:4,24);
414 : (0,323:4,24);
415 : (0,323:4,24);
416 : (0,323:4,24);
419 : (0,327:0,0);
423 : (0,327:0,25);
424 : (0,327:0,25);
574 : (0,324:26,0);
576 : (0,325:35,0);
617 : (0,291:5,0);
645 : (0,327:0,0);
729 : (0,306:56,0);
757 : (0,306:64,0);
785 : (0,306:72,0);
813 : (0,306:80,0);
841 : (0,311:62,0);
869 : (0,311:72,0);
897 : (0,311:82,0);
925 : (0,311:92,0);
965 : (0,291:5,0);
967 : (0,327:0,0);
971 : (0,306:56,0);
989 : (0,323:4,13);
1022 : (0,317:16,0);
1023 : (0,317:16,9);
1024 : (0,317:16,9);
1025 : (0,317:16,9);
1026 : (0,317:16,9);
1027 : (0,317:16,9);
1028 : (0,317:16,9);
1034 : (0,317:7,0);
1035 : (0,317:7,9);
1036 : (0,317:7,9);
1037 : (0,317:7,9);
1038 : (0,317:7,9);
1039 : (0,317:7,9);
1098 : (0,323:4,13);
1127 : (0,323:4,13);
1133 : (0,323:4,20);

4
simulation/Release/chesswork/signal_path-a30375.#
View File

@@ -7,3 +7,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
201
0
0
0
0
0
0

2
simulation/Release/chesswork/signal_path-a30375.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-a3616e.#
View File

@@ -7,3 +7,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
126
0
0
0
0
0
0

2
simulation/Release/chesswork/signal_path-a3616e.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-a56564.#
View File

@@ -8,3 +8,7 @@ a925e1abfca6baaae77c5b7c516b24566d18dad0
0
2
2
2
2
2
2

2
simulation/Release/chesswork/signal_path-a56564.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

6
simulation/Release/chesswork/signal_path-a72ab8.#
View File

@@ -1,9 +1,9 @@
6bd14b3bc305504dd7bb9269fe30bf59aca75a76
842f4b2e587ac9c93f0ed2be9e41223a9cf4fa79
42695db990e5aaff0b9f36d25938c80e96ce47cc
4ae39dce1da2ebfb1f2b8ba55158d5ffbb9d548f
50b92fae32b6c312b88688aafde3ca9cc0d2018d
da39a3ee5e6b4b0d3255bfef95601890afd80709
23cbc7be8e1dc06aa405bc4ab73f8bfda05b525e
346
a74bfeaf4908347b6a718e6a2a3b1faae04259ac
331
0
0

BIN
simulation/Release/chesswork/signal_path-a72ab8.o
View File

Binary file not shown.

334
simulation/Release/chesswork/signal_path-a72ab8.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
@@ -78,19 +78,19 @@ F_Z16write_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBi : user_defined, called
83 : output_port typ=dmaddr_ bnd=p tref=__PDMB__sshort__
91 : __tmpb0_F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_ typ=int32_ bnd=m tref=__sint__
96 : __inl_p_x0 typ=dmaddr_ bnd=m tref=__PDMB__sint__
98 : __inl_p_h typ=dmaddr_ bnd=m tref=__P__sint__
101 : __inl_acc1_A typ=int72_ bnd=m tref=accum_t__
102 : __inl_acc1_B typ=int72_ bnd=m tref=accum_t__
110 : __inl_acc1_C typ=int72_ bnd=m tref=accum_t__
117 : __inl_p_h0 typ=dmaddr_ bnd=m tref=__P__sint__
98 : __inl_p_w typ=dmaddr_ bnd=m tref=__P__sint__
101 : __inl_acc_fir_1 typ=int72_ bnd=m tref=accum_t__
102 : __inl_acc_fir_2 typ=int72_ bnd=m tref=accum_t__
110 : __inl_acc_fir typ=int72_ bnd=m tref=accum_t__
117 : __inl_p_w0 typ=dmaddr_ bnd=m tref=__P__sint__
118 : __inl_p_x0 typ=dmaddr_ bnd=m tref=__PDMB__sint__
119 : __inl_p_x1 typ=dmaddr_ bnd=m tref=__PDMB__sint__
123 : __inl_acc_C typ=int72_ bnd=m tref=accum_t__
124 : __inl_prod typ=int32_ bnd=m tref=__sint__
126 : __inl_h0 typ=int32_ bnd=m tref=__sint__
127 : __inl_h1 typ=int32_ bnd=m tref=__sint__
128 : __inl_acc_A typ=int72_ bnd=m tref=accum_t__
129 : __inl_acc_B typ=int72_ bnd=m tref=accum_t__
123 : __inl_product typ=int72_ bnd=m tref=accum_t__
124 : __inl_correction typ=int32_ bnd=m tref=__sint__
126 : __inl_w0 typ=int32_ bnd=m tref=__sint__
127 : __inl_w1 typ=int32_ bnd=m tref=__sint__
128 : __inl_acc_w0 typ=int72_ bnd=m tref=accum_t__
129 : __inl_acc_w1 typ=int72_ bnd=m tref=accum_t__
136 : __ct_2 typ=int32_ val=2f bnd=m
140 : __fch___extDM_int16_ typ=int16_ bnd=m
142 : __ct_16 typ=int32_ val=16f bnd=m
@@ -253,47 +253,47 @@ F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_ {
for {
{
(__inl_p_x0.880 var=96) entry (__inl_p_x0.1045 __fch_pointer_delay_line_ptr_current.796) <703>;
(__inl_p_h.882 var=98) entry (__inl_p_h.1049 __fch_pointer_filter_coefficients_ptr_current.806) <705>;
(__inl_acc1_A.885 var=101) entry (__inl_acc1_A.1055 __ct_0.758) <708>;
(__inl_acc1_B.886 var=102) entry (__inl_acc1_B.1057 __ct_0.758) <709>;
(__inl_p_w.882 var=98) entry (__inl_p_w.1049 __fch_pointer_filter_coefficients_ptr_current.806) <705>;
(__inl_acc_fir_1.885 var=101) entry (__inl_acc_fir_1.1055 __ct_0.758) <708>;
(__inl_acc_fir_2.886 var=102) entry (__inl_acc_fir_2.1057 __ct_0.758) <709>;
} #17
{
(__fchtmp.921 var=236) load (__M_WDMB.10 __inl_p_x0.880 _ZL2mu.767 __extDM_int32_.773 pointer_delay_line_buffer_len.779 pointer_filter_coefficients_buffer_len.783) <744>;
(__fchtmp.922 var=237) load (__M_WDMA.9 __inl_p_h.882 _ZL2mu.767 __extDM_int32_.773 pointer_delay_line_buffer_len.779 pointer_filter_coefficients_buffer_len.783) <745>;
(__fchtmp.922 var=237) load (__M_WDMA.9 __inl_p_w.882 _ZL2mu.767 __extDM_int32_.773 pointer_delay_line_buffer_len.779 pointer_filter_coefficients_buffer_len.783) <745>;
(__fchtmp.932 var=247) load (__M_WDMB.10 __inl_p_x0.2012 _ZL2mu.767 __extDM_int32_.773 pointer_delay_line_buffer_len.779 pointer_filter_coefficients_buffer_len.783) <755>;
(__fchtmp.933 var=248) load (__M_WDMA.9 __rt.2260 _ZL2mu.767 __extDM_int32_.773 pointer_delay_line_buffer_len.779 pointer_filter_coefficients_buffer_len.783) <756>;
(__inl_acc1_A.944 var=101) accum_t__pl_accum_t_accum_t (__inl_acc1_A.885 __tmp.2025) <767>;
(__inl_acc1_B.946 var=102) accum_t__pl_accum_t_accum_t (__inl_acc1_B.886 __tmp.2030) <769>;
(__inl_acc_fir_1.944 var=101) accum_t__pl_accum_t_accum_t (__inl_acc_fir_1.885 __tmp.2025) <767>;
(__inl_acc_fir_2.946 var=102) accum_t__pl_accum_t_accum_t (__inl_acc_fir_2.886 __tmp.2030) <769>;
(__inl_p_x0.2012 var=96) dmaddr__add_mod_dmaddr__int18__dmaddr__int18_ (__inl_p_x0.880 __ct_m4.2073 __fch_pointer_delay_line_ptr_start.801 __tmp.2422) <1621>;
(__inl_p_x0.2020 var=96) dmaddr__add_mod_dmaddr__int18__dmaddr__int18_ (__inl_p_x0.2012 __ct_m4.2073 __fch_pointer_delay_line_ptr_start.801 __tmp.2422) <1632>;
(__tmp.2025 var=258) int72__multss_int32__int32__uint1_ (__fchtmp.921 __fchtmp.922 __ct_0.75) <1640>;
(__tmp.2030 var=260) int72__multss_int32__int32__uint1_ (__fchtmp.932 __fchtmp.933 __ct_0.75) <1648>;
(__rt.2260 var=480) __Pvoid__pl___Pvoid_int18_ (__inl_p_h.882 __ct_4.2407) <1958>;
(__rt.2260 var=480) __Pvoid__pl___Pvoid_int18_ (__inl_p_w.882 __ct_4.2407) <1958>;
(__rt.2282 var=480) __Pvoid__pl___Pvoid_int18_ (__rt.2260 __ct_4.2407) <1986>;
} #403 off=3
{
() for_count (__vcnt.2442) <774>;
(__inl_p_x0.1045 var=96 __inl_p_x0.1046 var=96) exit (__inl_p_x0.2020) <822>;
(__inl_p_h.1049 var=98 __inl_p_h.1050 var=98) exit (__rt.2282) <824>;
(__inl_acc1_A.1055 var=101 __inl_acc1_A.1056 var=101) exit (__inl_acc1_A.944) <827>;
(__inl_acc1_B.1057 var=102 __inl_acc1_B.1058 var=102) exit (__inl_acc1_B.946) <828>;
(__inl_p_w.1049 var=98 __inl_p_w.1050 var=98) exit (__rt.2282) <824>;
(__inl_acc_fir_1.1055 var=101 __inl_acc_fir_1.1056 var=101) exit (__inl_acc_fir_1.944) <827>;
(__inl_acc_fir_2.1057 var=102 __inl_acc_fir_2.1058 var=102) exit (__inl_acc_fir_2.946) <828>;
} #19
} #16 rng=[1,65535]
#99 off=4
(__ptr_filter_accumulator.69 var=72) const () <93>;
(__ptr_output_32.71 var=74) const () <95>;
(__ptr_mu.73 var=76) const () <97>;
(__inl_acc1_C.1127 var=110) accum_t__pl_accum_t_accum_t (__inl_acc1_A.1056 __inl_acc1_B.1058) <863>;
(__tmpb0_F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_.1128 var=91) __sint_rnd_saturate_accum_t (__inl_acc1_C.1127) <864>;
(__inl_acc_fir.1127 var=110) accum_t__pl_accum_t_accum_t (__inl_acc_fir_1.1056 __inl_acc_fir_2.1058) <863>;
(__tmpb0_F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_.1128 var=91) __sint_rnd_saturate_accum_t (__inl_acc_fir.1127) <864>;
(__M_WDMB.1132 var=12 _ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E18filter_accumulator.1133 var=43) store (__tmpb0_F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_.1128 __ptr_filter_accumulator.69 _ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E18filter_accumulator.41) <868>;
(__fch__ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E12c_sensor_pre.1137 var=274) load (__M_WDMA.9 __ptr_c_sensor_pre.61 _ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E12c_sensor_pre.561) <872>;
(__tmp.1142 var=279) __sint__mi___sint___sint (__fch__ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E12c_sensor_pre.1137 __tmpb0_F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_.1128) <877>;
(__M_WDMB.1146 var=12 _ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E9output_32.1147 var=44) store (__tmp.1142 __ptr_output_32.71 _ZZ4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_E9output_32.42) <881>;
(__fch_pointer_filter_coefficients_ptr_start.1163 var=290) load (__M_WDMA.9 __rt.2392 pointer_filter_coefficients_ptr_start.785) <897>;
(__fch__ZL2mu.1211 var=327) load (__M_WDMA.9 __ptr_mu.73 _ZL2mu.767) <945>;
(__inl_prod.1213 var=124) __sint_rnd_saturate_accum_t (__inl_acc_C.2043) <947>;
(__inl_correction.1213 var=124) __sint_rnd_saturate_accum_t (__inl_product.2043) <947>;
(__inl_p_x1.2038 var=119) dmaddr__add_mod_dmaddr__int18__dmaddr__int18_ (__fch_pointer_delay_line_ptr_current.796 __ct_m4.2073 __fch_pointer_delay_line_ptr_start.801 __tmp.2422) <1659>;
(__inl_acc_C.2043 var=123) int72__multss_int32__int32__uint1_ (__fch__ZL2mu.1211 __tmp.1142 __ct_0.75) <1667>;
(__inl_product.2043 var=123) int72__multss_int32__int32__uint1_ (__fch__ZL2mu.1211 __tmp.1142 __ct_0.75) <1667>;
(__ct_m8.2074 var=424) const () <1737>;
(__trgt.2443 var=542) const () <2308>;
() void_doloop_uint16__uint16_ (__cv.2139 __trgt.2443) <2309>;
@@ -305,26 +305,26 @@ F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_ {
(pointer_delay_line_buffer_len.1242 var=54) entry (pointer_delay_line_buffer_len.1396 pointer_delay_line_buffer_len.779) <976>;
(pointer_filter_coefficients_buffer_len.1243 var=55) entry (pointer_filter_coefficients_buffer_len.1398 pointer_filter_coefficients_buffer_len.783) <977>;
(__extDM_int64_.1245 var=57) entry (__extDM_int64_.1402 __extDM_int64_.774) <979>;
(__inl_p_h0.1287 var=117) entry (__inl_p_h0.1486 __fch_pointer_filter_coefficients_ptr_start.1163) <1021>;
(__inl_p_w0.1287 var=117) entry (__inl_p_w0.1486 __fch_pointer_filter_coefficients_ptr_start.1163) <1021>;
(__inl_p_x0.1288 var=118) entry (__inl_p_x0.1488 __fch_pointer_delay_line_ptr_current.796) <1022>;
(__inl_p_x1.1289 var=119) entry (__inl_p_x1.1490 __inl_p_x1.2038) <1023>;
} #22
{
(__fchtmp.1305 var=332) load (__M_LDMA.12 __inl_p_h0.1287 _ZL2mu.1233 __extDM_int32_.1234 __extDM_int64_.1245 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1039>;
(__inl_h0.1307 var=126 __inl_h1.1308 var=127) void_lldecompose___ulonglong___sint___sint (__fchtmp.1305) <1041>;
(__fchtmp.1305 var=332) load (__M_LDMA.12 __inl_p_w0.1287 _ZL2mu.1233 __extDM_int32_.1234 __extDM_int64_.1245 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1039>;
(__inl_w0.1307 var=126 __inl_w1.1308 var=127) void_lldecompose___ulonglong___sint___sint (__fchtmp.1305) <1041>;
(__fchtmp.1311 var=338) load (__M_WDMB.10 __inl_p_x0.1288 _ZL2mu.1233 __extDM_int32_.1234 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1044>;
(__inl_acc_A.1313 var=128) accum_t__pl_accum_t_accum_t (__inl_h0.1307 __tmp.2048) <1046>;
(__inl_acc_w0.1313 var=128) accum_t__pl_accum_t_accum_t (__inl_w0.1307 __tmp.2048) <1046>;
(__fchtmp.1314 var=341) load (__M_WDMB.10 __inl_p_x1.1289 _ZL2mu.1233 __extDM_int32_.1234 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1047>;
(__inl_acc_B.1316 var=129) accum_t__pl_accum_t_accum_t (__inl_h1.1308 __tmp.2053) <1049>;
(__tmp.1329 var=356) __sint_rnd_saturate_accum_t (__inl_acc_A.1313) <1062>;
(__tmp.1330 var=357) __sint_rnd_saturate_accum_t (__inl_acc_B.1316) <1063>;
(__inl_acc_w1.1316 var=129) accum_t__pl_accum_t_accum_t (__inl_w1.1308 __tmp.2053) <1049>;
(__tmp.1329 var=356) __sint_rnd_saturate_accum_t (__inl_acc_w0.1313) <1062>;
(__tmp.1330 var=357) __sint_rnd_saturate_accum_t (__inl_acc_w1.1316) <1063>;
(__tmp.1331 var=358) __ulonglong_llcompose___sint___sint (__tmp.1329 __tmp.1330) <1064>;
(__M_LDMA.1333 var=14 _ZL2mu.1334 var=45 __extDM_int32_.1335 var=46 __extDM_int64_.1336 var=57 pointer_delay_line_buffer_len.1337 var=54 pointer_filter_coefficients_buffer_len.1338 var=55) store (__tmp.1331 __inl_p_h0.1287 _ZL2mu.1233 __extDM_int32_.1234 __extDM_int64_.1245 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1066>;
(__tmp.2048 var=339) int72__multss_int32__int32__uint1_ (__inl_prod.1213 __fchtmp.1311 __ct_0.75) <1675>;
(__tmp.2053 var=342) int72__multss_int32__int32__uint1_ (__inl_prod.1213 __fchtmp.1314 __ct_0.75) <1683>;
(__M_LDMA.1333 var=14 _ZL2mu.1334 var=45 __extDM_int32_.1335 var=46 __extDM_int64_.1336 var=57 pointer_delay_line_buffer_len.1337 var=54 pointer_filter_coefficients_buffer_len.1338 var=55) store (__tmp.1331 __inl_p_w0.1287 _ZL2mu.1233 __extDM_int32_.1234 __extDM_int64_.1245 pointer_delay_line_buffer_len.1242 pointer_filter_coefficients_buffer_len.1243) <1066>;
(__tmp.2048 var=339) int72__multss_int32__int32__uint1_ (__inl_correction.1213 __fchtmp.1311 __ct_0.75) <1675>;
(__tmp.2053 var=342) int72__multss_int32__int32__uint1_ (__inl_correction.1213 __fchtmp.1314 __ct_0.75) <1683>;
(__inl_p_x0.2061 var=118) dmaddr__add_mod_dmaddr__int18__dmaddr__int18_ (__inl_p_x0.1288 __ct_m8.2074 __fch_pointer_delay_line_ptr_start.801 __tmp.2422) <1694>;
(__inl_p_x1.2069 var=119) dmaddr__add_mod_dmaddr__int18__dmaddr__int18_ (__inl_p_x1.1289 __ct_m8.2074 __fch_pointer_delay_line_ptr_start.801 __tmp.2422) <1705>;
(__rt.2304 var=480) __Pvoid__pl___Pvoid_int18_ (__inl_p_h0.1287 __ct_8.2408) <2014>;
(__rt.2304 var=480) __Pvoid__pl___Pvoid_int18_ (__inl_p_w0.1287 __ct_8.2408) <2014>;
} #473 off=5
{
() for_count (__vcnt.2444) <1074>;
@@ -333,7 +333,7 @@ F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_ {
(pointer_delay_line_buffer_len.1396 var=54 pointer_delay_line_buffer_len.1397 var=54) exit (pointer_delay_line_buffer_len.1337) <1100>;
(pointer_filter_coefficients_buffer_len.1398 var=55 pointer_filter_coefficients_buffer_len.1399 var=55) exit (pointer_filter_coefficients_buffer_len.1338) <1101>;
(__extDM_int64_.1402 var=57 __extDM_int64_.1403 var=57) exit (__extDM_int64_.1336) <1103>;
(__inl_p_h0.1486 var=117 __inl_p_h0.1487 var=117) exit (__rt.2304) <1145>;
(__inl_p_w0.1486 var=117 __inl_p_w0.1487 var=117) exit (__rt.2304) <1145>;
(__inl_p_x0.1488 var=118 __inl_p_x0.1489 var=118) exit (__inl_p_x0.2061) <1146>;
(__inl_p_x1.1490 var=119 __inl_p_x1.1491 var=119) exit (__inl_p_x1.2069) <1147>;
} #24
@@ -380,134 +380,134 @@ F_Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_ {
} #0
0 : 'signal_processing\\signal_path.c';
----------
0 : (0,346:0,0);
14 : (0,383:4,23);
16 : (0,386:28,40);
21 : (0,390:4,82);
36 : (0,398:0,110);
99 : (0,390:4,80);
403 : (0,386:28,53);
473 : (0,390:4,0);
593 : (0,383:4,23);
615 : (0,386:28,40);
0 : (0,331:0,0);
14 : (0,367:4,23);
16 : (0,370:28,40);
21 : (0,374:4,82);
36 : (0,381:0,110);
99 : (0,374:4,80);
403 : (0,370:28,53);
473 : (0,374:4,0);
593 : (0,367:4,23);
615 : (0,370:28,40);
----------
85 : (0,388:19,0);
87 : (0,383:42,0);
89 : (0,386:28,0);
91 : (0,386:28,0);
93 : (0,386:4,0);
95 : (0,388:4,0);
119 : (0,346:5,0);
123 : (0,346:5,0);
263 : (0,370:47,0);
267 : (0,370:47,8);
269 : (0,370:55,0);
277 : (0,370:19,8);
283 : (0,371:50,9);
293 : (0,371:21,9);
491 : (0,376:21,16);
503 : (0,377:23,17);
599 : (0,383:21,0);
600 : (0,383:57,0);
604 : (0,383:56,0);
607 : (0,383:4,23);
608 : (0,383:4,0);
609 : (0,383:4,23);
619 : (0,386:28,30);
624 : (0,386:28,31);
629 : (0,386:28,32);
634 : (0,386:28,33);
639 : (0,386:28,34);
703 : (0,386:28,40);
705 : (0,386:28,40);
708 : (0,386:28,40);
709 : (0,386:28,40);
744 : (0,386:28,40);
745 : (0,386:28,41);
755 : (0,386:28,46);
756 : (0,386:28,47);
767 : (0,386:28,52);
769 : (0,386:28,53);
774 : (0,386:28,56);
822 : (0,386:28,56);
824 : (0,386:28,56);
827 : (0,386:28,56);
828 : (0,386:28,56);
863 : (0,386:28,57);
864 : (0,386:28,58);
868 : (0,386:22,61);
872 : (0,388:31,62);
877 : (0,388:35,62);
881 : (0,388:13,62);
897 : (0,390:4,70);
945 : (0,390:4,79);
947 : (0,390:4,80);
967 : (0,390:4,82);
968 : (0,390:4,82);
976 : (0,390:4,82);
977 : (0,390:4,82);
979 : (0,390:4,82);
1021 : (0,390:4,82);
1022 : (0,390:4,82);
1023 : (0,390:4,82);
1039 : (0,390:4,82);
1041 : (0,390:4,82);
1044 : (0,390:4,85);
1046 : (0,390:4,85);
1047 : (0,390:4,86);
1049 : (0,390:4,86);
1062 : (0,390:4,89);
1063 : (0,390:4,89);
1064 : (0,390:4,89);
1066 : (0,390:4,89);
1074 : (0,390:4,93);
1091 : (0,390:4,93);
1092 : (0,390:4,93);
1100 : (0,390:4,93);
1101 : (0,390:4,93);
1103 : (0,390:4,93);
1145 : (0,390:4,93);
1146 : (0,390:4,93);
1147 : (0,390:4,93);
1352 : (0,395:56,100);
1357 : (0,395:25,100);
1358 : (0,395:23,100);
1364 : (0,395:19,100);
1464 : (0,398:0,0);
1468 : (0,398:0,110);
1469 : (0,398:0,110);
1621 : (0,386:28,45);
1632 : (0,386:28,51);
1640 : (0,386:28,52);
1648 : (0,386:28,53);
1659 : (0,390:4,77);
1667 : (0,390:4,79);
1675 : (0,390:4,85);
1683 : (0,390:4,86);
1694 : (0,390:4,87);
1705 : (0,390:4,88);
1735 : (0,386:28,0);
1737 : (0,390:4,0);
1858 : (0,386:28,0);
1902 : (0,346:5,0);
1930 : (0,398:0,0);
1958 : (0,386:28,0);
1986 : (0,386:28,0);
2014 : (0,390:4,0);
2042 : (0,386:28,0);
2070 : (0,386:28,0);
2098 : (0,386:28,0);
2126 : (0,390:4,0);
2169 : (0,346:5,0);
2171 : (0,398:0,0);
2173 : (0,386:28,0);
2175 : (0,390:4,0);
2180 : (0,370:52,0);
2181 : (0,370:52,8);
2189 : (0,371:55,9);
2197 : (0,386:28,45);
2204 : (0,395:61,0);
2205 : (0,395:61,100);
2306 : (0,386:28,56);
2309 : (0,390:4,93);
85 : (0,372:19,0);
87 : (0,367:42,0);
89 : (0,370:28,0);
91 : (0,370:28,0);
93 : (0,370:4,0);
95 : (0,372:4,0);
119 : (0,331:5,0);
123 : (0,331:5,0);
263 : (0,355:47,0);
267 : (0,355:47,8);
269 : (0,355:55,0);
277 : (0,355:19,8);
283 : (0,356:50,9);
293 : (0,356:21,9);
491 : (0,360:21,16);
503 : (0,361:23,17);
599 : (0,367:21,0);
600 : (0,367:57,0);
604 : (0,367:56,0);
607 : (0,367:4,23);
608 : (0,367:4,0);
609 : (0,367:4,23);
619 : (0,370:28,30);
624 : (0,370:28,31);
629 : (0,370:28,32);
634 : (0,370:28,33);
639 : (0,370:28,34);
703 : (0,370:28,40);
705 : (0,370:28,40);
708 : (0,370:28,40);
709 : (0,370:28,40);
744 : (0,370:28,40);
745 : (0,370:28,41);
755 : (0,370:28,46);
756 : (0,370:28,47);
767 : (0,370:28,52);
769 : (0,370:28,53);
774 : (0,370:28,56);
822 : (0,370:28,56);
824 : (0,370:28,56);
827 : (0,370:28,56);
828 : (0,370:28,56);
863 : (0,370:28,57);
864 : (0,370:28,58);
868 : (0,370:22,61);
872 : (0,372:31,62);
877 : (0,372:35,62);
881 : (0,372:13,62);
897 : (0,374:4,70);
945 : (0,374:4,79);
947 : (0,374:4,80);
967 : (0,374:4,82);
968 : (0,374:4,82);
976 : (0,374:4,82);
977 : (0,374:4,82);
979 : (0,374:4,82);
1021 : (0,374:4,82);
1022 : (0,374:4,82);
1023 : (0,374:4,82);
1039 : (0,374:4,82);
1041 : (0,374:4,82);
1044 : (0,374:4,85);
1046 : (0,374:4,85);
1047 : (0,374:4,86);
1049 : (0,374:4,86);
1062 : (0,374:4,89);
1063 : (0,374:4,89);
1064 : (0,374:4,89);
1066 : (0,374:4,89);
1074 : (0,374:4,93);
1091 : (0,374:4,93);
1092 : (0,374:4,93);
1100 : (0,374:4,93);
1101 : (0,374:4,93);
1103 : (0,374:4,93);
1145 : (0,374:4,93);
1146 : (0,374:4,93);
1147 : (0,374:4,93);
1352 : (0,378:56,100);
1357 : (0,378:25,100);
1358 : (0,378:23,100);
1364 : (0,378:19,100);
1464 : (0,381:0,0);
1468 : (0,381:0,110);
1469 : (0,381:0,110);
1621 : (0,370:28,45);
1632 : (0,370:28,51);
1640 : (0,370:28,52);
1648 : (0,370:28,53);
1659 : (0,374:4,78);
1667 : (0,374:4,79);
1675 : (0,374:4,85);
1683 : (0,374:4,86);
1694 : (0,374:4,87);
1705 : (0,374:4,88);
1735 : (0,370:28,0);
1737 : (0,374:4,0);
1858 : (0,370:28,0);
1902 : (0,331:5,0);
1930 : (0,381:0,0);
1958 : (0,370:28,0);
1986 : (0,370:28,0);
2014 : (0,374:4,0);
2042 : (0,370:28,0);
2070 : (0,370:28,0);
2098 : (0,370:28,0);
2126 : (0,374:4,0);
2169 : (0,331:5,0);
2171 : (0,381:0,0);
2173 : (0,370:28,0);
2175 : (0,374:4,0);
2180 : (0,355:52,0);
2181 : (0,355:52,8);
2189 : (0,356:55,9);
2197 : (0,370:28,45);
2204 : (0,378:61,0);
2205 : (0,378:61,100);
2306 : (0,370:28,56);
2309 : (0,374:4,93);

4
simulation/Release/chesswork/signal_path-d6dbe4.#
View File

@@ -16,3 +16,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
2
7
7
7
7
7
7

2
simulation/Release/chesswork/signal_path-d6dbe4.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-d74ce2.#
View File

@@ -16,3 +16,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
2
7
7
7
7
7
7

2
simulation/Release/chesswork/signal_path-d74ce2.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-f431c2.#
View File

@@ -7,3 +7,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
115
0
0
0
0
0
0

2
simulation/Release/chesswork/signal_path-f431c2.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

4
simulation/Release/chesswork/signal_path-f8ba01.#
View File

@@ -16,3 +16,7 @@ da39a3ee5e6b4b0d3255bfef95601890afd80709
2
7
7
7
7
7
7

2
simulation/Release/chesswork/signal_path-f8ba01.sfg
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:18 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

2
simulation/Release/chesswork/signal_path.ctt
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

2
simulation/Release/chesswork/signal_path.dti
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

6
simulation/Release/chesswork/signal_path.fnm
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
@@ -96,7 +96,7 @@
"signal_path-9c02ae.sfg"
: _Z4initP16SingleSignalPathS0_PdS1_iidddi
: "init" global "signal_processing\\signal_path.c" 306 Ofile
: "init" global "signal_processing\\signal_path.c" 291 Ofile
(
_Z21sig_init_preemph_coefP16SingleSignalPathdddddi
_Z14sig_init_delayP16SingleSignalPathi
@@ -109,7 +109,7 @@
"signal_path-a72ab8.sfg"
: _Z4calcP16SingleSignalPathS0_PU17chess_storage_DMBVsS2_S2_
: "calc" global "signal_processing\\signal_path.c" 346 Ofile
: "calc" global "signal_processing\\signal_path.c" 331 Ofile
(
_Z16write_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBi
)

2
simulation/Release/chesswork/signal_path.gvt
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

2
simulation/Release/chesswork/signal_path.ini
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

2
simulation/Release/chesswork/signal_path.lib
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32

2
simulation/Release/chesswork/signal_path.objlist
View File

@@ -10,6 +10,6 @@
"signal_path-d6dbe4.o" 7
"signal_path-a30375.o" 0
"signal_path-530a42.o" 7
"signal_path-9c02ae.o" 5
"signal_path-9c02ae.o" -10
"signal_path-a72ab8.o" 0
"signal_path.gvt.o" 0

2
simulation/Release/chesswork/signal_path.tof
View File

@@ -1,5 +1,5 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Tue Jan 27 16:33:17 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Jan 28 15:29:46 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=64 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32