C/DSP_Simulation
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Calc-Funktion kommentiert - kompiliert

Browse Source
This commit is contained in:
Patrick Hangl
2026-01-27 11:17:03 +01:00
parent 5e701bd41d
commit 9b09cb21fa
140 changed files with 2420830 additions and 12680 deletions
Download Patch File Download Diff File Expand all files Collapse all files

73
testcode/Release/chesswork/main-29daee.sfg Normal file
View File

@@ -0,0 +1,73 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Thu Jan 22 11:13:24 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork main.c lpdsp32
/***
!! int max_man(int, int)
F_Z7max_manii : user_defined, called {
fnm : "max_man" 'int max_man(int, int)';
arg : ( dmaddr_:i int32_:r int32_:i int32_:i );
loc : ( LR[0] RA[0] RA[1] RB[0] );
vac : ( srIM[0] );
frm : ( );
}
****
***/
[
0 : _Z7max_manii typ=uint20_ bnd=e stl=PM tref=__sint_____sint___sint__
26 : __R_SP typ=dmaddr_ bnd=d stl=SP
34 : __sp typ=dmaddr_ bnd=b stl=SP
35 : __rd___sp typ=dmaddr_ bnd=m
36 : __ct_0 typ=uint1_ val=0f bnd=m
37 : __la typ=dmaddr_ bnd=p tref=dmaddr___
39 : a typ=int32_ bnd=p tref=__sint__
40 : b typ=int32_ bnd=p tref=__sint__
45 : __tmp typ=int32_ bnd=m
60 : __rt typ=dmaddr_ bnd=m tref=__Pvoid__
81 : __ct_0S0 typ=int18_ val=0S0 bnd=m
82 : __ct_0s0 typ=int18_ val=0s0 bnd=m
]
F_Z7max_manii {
(__R_SP.24 var=26) st_def () <48>;
(__sp.32 var=34) source () <56>;
(__ct_0.34 var=36) const () <58>;
(__la.36 var=37 stl=LR off=0) inp () <60>;
(__la.37 var=37) deassign (__la.36) <61>;
(a.40 var=39 stl=RA off=1) inp () <64>;
(a.41 var=39) deassign (a.40) <65>;
(b.43 var=40 stl=RB off=0) inp () <67>;
(b.44 var=40) deassign (b.43) <68>;
(__rd___sp.46 var=35) rd_res_reg (__R_SP.24 __sp.32) <70>;
(__R_SP.50 var=26 __sp.51 var=34) wr_res_reg (__rt.104 __sp.32) <74>;
(__rd___sp.64 var=35) rd_res_reg (__R_SP.24 __sp.51) <89>;
(__R_SP.68 var=26 __sp.69 var=34) wr_res_reg (__rt.126 __sp.51) <93>;
() void_ret_dmaddr_ (__la.37) <94>;
(__tmp.70 var=45 stl=RA off=0) assign (__tmp.89) <95>;
() out (__tmp.70) <96>;
() sink (__sp.69) <102>;
() sink (__ct_0.34) <103>;
(__tmp.89 var=45) __sint_max___sint___sint (a.41 b.44) <133>;
(__rt.104 var=60) __Pvoid__pl___Pvoid_int18_ (__rd___sp.46 __ct_0S0.139) <158>;
(__rt.126 var=60) __Pvoid__pl___Pvoid_int18_ (__rd___sp.64 __ct_0s0.140) <186>;
(__ct_0S0.139 var=81) const () <209>;
(__ct_0s0.140 var=82) const () <211>;
} #10 off=0 nxt=-2
0 : 'main.c';
----------
10 : (0,42:4,5);
----------
70 : (0,41:4,0);
74 : (0,41:4,0);
89 : (0,42:4,0);
93 : (0,42:4,5);
94 : (0,42:4,5);
95 : (0,42:19,0);
133 : (0,42:19,4);
158 : (0,41:4,0);
186 : (0,42:4,0);
209 : (0,41:4,0);
211 : (0,42:4,0);