C/DSP_Simulation
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Einstellung gesetzt und eingecheckt

Browse Source
This commit is contained in:
Patrick Hangl
2026-03-26 15:06:49 +01:00
parent 165ed73a9a
commit 7a0437c376
44 changed files with 1006 additions and 1006 deletions
Download Patch File Download Diff File Expand all files Collapse all files
simulation/Release/chesswork/signal_path-43153a.sfg
+8 -8
View File
@@ -1,7 +1,7 @@
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Wed Mar 25 16:19:33 2026
// File generated by noodle version X-2025.06#84ea4f0b1c#250602, Thu Mar 26 14:37:53 2026
// Copyright 2014-2025 Synopsys, Inc. All rights reserved.
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=48 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
// C:\Synopsys\ASIP Programmer\X-2025.06\win64\bin\WINbin\noodle.exe -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/isg -IC:/Users/phangl/OneDrive - MED-EL/Desktop/LPDSP32_Modell/lib/runtime/include -DBLOCK_LEN=1 -DMAX_FIR_COEFFS=45 -D__tct_patch__=0 -ilpdsp32_chess.h +Stof +wRelease/chesswork signal_processing/signal_path.c lpdsp32
/***
@@ -86,10 +86,10 @@ F_Z30float64_to_int32_round_to_zeroy : user_defined, called {
36 : __extDM_int32_ typ=int8_ bnd=b stl=DM
37 : pointer_sample_line typ=int8_ bnd=e sz=12 algn=4 stl=DMB tref=BufferPtrDMB_DMB
38 : __extDM_BufferPtrDMB typ=int8_ bnd=b stl=DM
39 : sample_line typ=int8_ bnd=e sz=192 algn=4 stl=DMB tref=__A48DMB__sint_DMB
39 : sample_line typ=int8_ bnd=e sz=180 algn=4 stl=DMB tref=__A45DMB__sint_DMB
40 : pointer_coefficient_line typ=int8_ bnd=e sz=12 algn=4 stl=DMA tref=BufferPtr_DMA
41 : __extDM_BufferPtr typ=int8_ bnd=b stl=DM
42 : coefficient_line typ=int8_ bnd=e sz=192 algn=8 stl=DMA tref=__A48__sint_DMA
42 : coefficient_line typ=int8_ bnd=e sz=180 algn=8 stl=DMA tref=__A45__sint_DMA
43 : __extDM_SingleSignalPath typ=int8_ bnd=b stl=DM
44 : __extDM_int64_ typ=int8_ bnd=b stl=DM
45 : __extDM_void typ=int8_ bnd=b stl=DM
@@ -149,7 +149,7 @@ F_Z30float64_to_int32_round_to_zeroy : user_defined, called {
146 : __ct_4746794007244308480 typ=int64_ val=4746794007244308480f bnd=m
148 : __tmp typ=int64_ bnd=m
149 : __tmp typ=int32_ bnd=m
150 : __ct_48 typ=int32_ val=48f bnd=m
150 : __ct_45 typ=int32_ val=45f bnd=m
151 : __ct typ=int32_ bnd=m
152 : _Z21initialize_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBPU17chess_storage_DMBiii typ=dmaddr_ val=0r bnd=m
154 : __link typ=dmaddr_ bnd=m
@@ -343,14 +343,14 @@ F_Z17initialize_signalP16SingleSignalPathS0_PdS1_iidddi {
(__ptr_pointer_sample_line.51 var=54) const () <75>;
(__ptr_sample_line.53 var=56) const () <77>;
(__M_WDMA.316 var=11 _ZL2mu.317 var=35) store (__tmp.968 __ptr_mu.49 _ZL2mu.294) <236>;
(__ct_48.321 var=150) const () <240>;
(__ct_45.321 var=150) const () <240>;
(_Z21initialize_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBPU17chess_storage_DMBiii.324 var=152) const () <243>;
(__link.326 var=154) dmaddr__call_dmaddr_ (_Z21initialize_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBPU17chess_storage_DMBiii.324) <245>;
call {
(__ptr_pointer_sample_line.318 var=53 stl=A off=4) assign (__ptr_pointer_sample_line.51) <237>;
(__ptr_sample_line.319 var=55 stl=A off=5) assign (__ptr_sample_line.53) <238>;
(number_coefficients.320 var=72 stl=RA off=1) assign (number_coefficients.92) <239>;
(__ct.323 var=151 stl=RB off=0) assign (__ct_48.321) <242>;
(__ct.323 var=151 stl=RB off=0) assign (__ct_45.321) <242>;
(__link.327 var=154 stl=LR off=0) assign (__link.326) <246>;
(__tmp.328 var=155 stl=RA off=0 _ZL2mu.331 var=35 __extDM.332 var=32 __extDM_BufferPtr.333 var=41 __extDM_BufferPtrDMB.334 var=38 __extDM_SingleSignalPath.335 var=43 __extDM___PDMint32_.336 var=48 __extDM_int32_.337 var=36 __extDM_int64_.338 var=44 __extDM_void.339 var=45 __extPM.340 var=33 __extPM_void.341 var=46 coefficient_line.342 var=42 pointer_coefficient_line.343 var=40 pointer_coefficient_line_ptr_start.344 var=49 pointer_sample_line.345 var=37 pointer_sample_line_ptr_start.346 var=47 sample_line.347 var=39 __vola.348 var=29) F_Z21initialize_buffer_dmbPU17chess_storage_DMB12BufferPtrDMBPU17chess_storage_DMBiii (__link.327 __ptr_pointer_sample_line.318 __ptr_sample_line.319 number_coefficients.320 __ct.323 _ZL2mu.317 __extDM.295 __extDM_BufferPtr.296 __extDM_BufferPtrDMB.297 __extDM_SingleSignalPath.298 __extDM___PDMint32_.299 __extDM_int32_.300 __extDM_int64_.301 __extDM_void.302 __extPM.303 __extPM_void.304 coefficient_line.305 pointer_coefficient_line.306 pointer_coefficient_line_ptr_start.307 pointer_sample_line.308 pointer_sample_line_ptr_start.309 sample_line.310 __vola.311) <247>;
} #16 off=17
@@ -363,7 +363,7 @@ F_Z17initialize_signalP16SingleSignalPathS0_PdS1_iidddi {
(__ptr_pointer_coefficient_line.349 var=57 stl=A off=0) assign (__ptr_pointer_coefficient_line.55) <250>;
(__ptr_coefficient_line.350 var=59 stl=A off=1) assign (__ptr_coefficient_line.57) <251>;
(number_coefficients.351 var=72 stl=RA off=1) assign (number_coefficients.92) <252>;
(__ct.354 var=157 stl=RB off=0) assign (__ct_48.321) <255>;
(__ct.354 var=157 stl=RB off=0) assign (__ct_45.321) <255>;
(__link.358 var=160 stl=LR off=0) assign (__link.357) <259>;
(__tmp.359 var=161 stl=RA off=0 _ZL2mu.362 var=35 __extDM.363 var=32 __extDM_BufferPtr.364 var=41 __extDM_BufferPtrDMB.365 var=38 __extDM_SingleSignalPath.366 var=43 __extDM___PDMint32_.367 var=48 __extDM_int32_.368 var=36 __extDM_int64_.369 var=44 __extDM_void.370 var=45 __extPM.371 var=33 __extPM_void.372 var=46 coefficient_line.373 var=42 pointer_coefficient_line.374 var=40 pointer_coefficient_line_ptr_start.375 var=49 pointer_sample_line.376 var=37 pointer_sample_line_ptr_start.377 var=47 sample_line.378 var=39 __vola.379 var=29) F_Z17initialize_bufferP9BufferPtrPiii (__link.358 __ptr_pointer_coefficient_line.349 __ptr_coefficient_line.350 number_coefficients.351 __ct.354 _ZL2mu.331 __extDM.332 __extDM_BufferPtr.333 __extDM_BufferPtrDMB.334 __extDM_SingleSignalPath.335 __extDM___PDMint32_.336 __extDM_int32_.337 __extDM_int64_.338 __extDM_void.339 __extPM.340 __extPM_void.341 coefficient_line.342 pointer_coefficient_line.343 pointer_coefficient_line_ptr_start.344 pointer_sample_line.345 pointer_sample_line_ptr_start.346 sample_line.347 __vola.348) <260>;
} #18 off=19